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Abstract − The paper proposes a solution for testing of a physi-
cal distributed generation system (DGs) along with a computer 
simulated network. The computer simulated network is referred 
as the virtual grid in this paper. Integration of DG with the vir-
tual grid provides broad area of testing of power supplying capa-
bility and dynamic performance of a DG. It is shown that a DG 
can supply a part of load power while keeping Point of Common 
Coupling (PCC) voltage magnitude constant. To represent the 
actual load, a universal load along with power regenerative capa-
bility is designed with the help of voltage source converter (VSC) 
that mimics the load characteristic. The overall performance of 
the proposed scheme is verified using computer simulation stu-
dies. 
 Index Terms − UPS, Virtual grid, Universal Load, Current 
Amplifier, LC output filter. 
 
I. INTRODUCTION 
 
ECAUSE of size and the complexity of interaction within 
a power network, most power system research is based on 
pure simulation. To validate the performance of physical gene-
rators or protection systems, most testing is constrained to 
very simple power networks. This paper examines a method to 
test power system hardware within a complex virtual envi-
ronment. Integration of simulation with a physical system 
gives an opportunity to test a small distributed generation sys-
tem within a large power network. According to this concept, 
the total power network is torn in two parts. One part 
represents the physical system that needs to be tested and the 
other part represents the rest of the complex network. The 
complex power network is simulated in a real time simulator 
[1-3] and with the help of analog-to-digital (A/D) and digital 
to analog (D/A) converter, signals (voltage and current) are 
transferred to and from simulated network and physical sys-
tem. Since there is a voltage level difference between the si-
mulation signals and the physical system, an amplifier is re-
quired to bring simulation signal to the level of physical sys-
tem. A high bandwidth switching amplifier (VSC based) is 
used to connect the physical system in a loop with the simula-
tion. 
While testing protection devices [4], the real-life system 
components interact with a digital simulation of a power net-
work running in real time. The hardware is sent signals to 
represent the currents or voltages in a network with small am-
plifiers to make the signals compatible with the output ex-
pected from VT’s and CT’s. The trip signal from the protect-
ing device is then passed to the simulator which can then 
open/close circuit breakers in the simulated network. The ad-
vantage of the approach is that limitations of the hardware 
implementation can be evaluated within a realistic environ-
ment 
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In this paper, the concept of Hardware in the loop (HIL) is 
explored to test a DG system with a power network. The DG 
is connected to the main grid through a VSC and a LC filter. 
The LC filter is used to bypass the switching frequency com-
ponents of VSC output voltage. The control and structure of 
the total DG system is designed in such a way that it over-
comes the power quality problem, while supplying clean pow-
er from DGs. In case of an emergency, when there is no power 
from the grid, the DG can supply the total load. Thus the DG 
system used in this fashion can be termed as an uninterruptible 
power supply (UPS). This UPS can compensate the load at the 
time of sag or swell in source voltage. Also it can compensate 
the load at the time of feeder change [5]. For the simulation of 
large systems, Kron’s method of tearing the network into two 
or more segments offers possibilities [6]. The difficulty is that 
the theory is developed with similar network solution 
processes in both sections without the interface issues. The 
load simulator with power recovery unit has been studied in 
[7-9]. Here the concept of back to back inverter is used for 
power recovery at AC side with PLL which requires extra 
hardware and control. 
We start our discussion with an introduction to the hard-
ware – software integration concept. This will be followed by 
the UPS and its testing scheme with power recovery scheme. 
We will also discuss the control and structure of the amplifier 
with power recovery capability. The proposed scheme and 
control will be verified through extensive PSCAD simulation. 
 
II. THE CONCEPT 
 
The conceptual diagram of the hardware-software interface 
system is shown in Fig. 1. In this diagram, the complex power 
network, simulated in a real-time simulator (RTS), is termed 
as the supply side, while the equipment to be tested is termed 
as the test side. In general the test side is assumed to contain a 
separated generator, which often can be a distributed generator 
(DG). The supply side can be a complex network containing a 
set of generators. The test side may contain a DG, feeder and 
any local load. For the simplicity a small network as shown in 
Fig. 1 (a) is considered to explain the concept. Here the supply 
side contains a generator v1 and a feeder with the impedance 
of Z1 and the test side contains another generator v2 and a 
feeder with the impedance of Z2. The network is torn along the 
network tearing line as shown in Fig. 1 (a). After tearing, a 
voltage controlled voltage source is connected at supply side 
and a current controlled current source is connected at test side 
as shown in Fig. 1 (b). In Fig. 1 (b), the current i1 measure-
ment from the supply side controls the current-controlled cur-
rent source if of the test side. Similarly the voltage-controlled 
voltage source vf is controlled by the point of common coupl-
ing (PCC) voltage vp. 
B
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It is to be noted that the connection between the supply side 
and the test side is through digital-to-analog converter (DAC) 
and analog-to-digital converter (ADC). For example, consider 
the system of Fig. 1(b). The current signal i1 is converted into 
an analog signal using a DAC and this sets the reference for if. 
Similarly, the measured voltage vp is passed through a Low 
Pass Filter (LPF) and given as the input vf through an ADC. 
The function of the LPF is to suppress the high frequency 
switching components generated by the VSC of the test side 
voltage. A direct feedback of this voltage to the supply side 
will result in the distortion of the i1. The distorted i1 further 
distorts the vp, which then distorts the i1 further. Thus the dis-
tortions accumulate due to these cumulative effects. To alle-
viate the problem, the voltage vp is first passed through a LPF 
before passing it to the supply side. 
 
(a) 
 
(b) 
Fig. 1. Conceptual hardware-software simulation diagram: Current control. (a) 
un-torn Network (b) torn Network. 
 
Since output signal of the RTS is a low voltage signal and it 
can not supply any amount of power to the physical power 
network, therefore it can not be directly connected to the phys-
ical system. To integrate the RTS and the physical power net-
work, an amplifier is required that amplifies the RTS output 
signal from signal level to power level so that the interaction is 
possible. In Section 5.2, the design of a current amplifier will 
be discussed. 
 
III. THE TESTING SCHEME 
 
The single-line diagram of the system under test is shown in 
Fig. 2. It is a distribution system containing the UPS for relia-
bility and power quality enhancement. It is assumed that the 
UPS is supplied from a DG with a dc voltage of Vdc. The load 
is assumed to be unbalanced and nonlinear. The load is con-
nected at the far end of a feeder with an impedance of 
R + jωL, which is supplied by a source (vs). An LC filter is 
connected at the output of VSC, the inductance and the capa-
citance of which are denoted by Lf and Cf respectively, while 
the resistance Rf indicates the circuit losses. The PCC voltage 
is denoted by vt. 
The main purpose of the UPS is to maintain a balanced 
PCC voltage (vt) irrespective of unbalance and distortion in 
the load currents and to share a specific amount of the load 
power. It also controls the magnitude of the PCC voltage to a 
pre-specified value even when there is a sag or swell in the 
source voltage. To control the power flow either from the grid 
or from the UPS, the angle of the PCC voltage must be con-
trolled. Therefore the reference for the PCC voltage contains a 
pre-specified magnitude and an angle that is based on power 
requirements. The VSC then will have to track this reference 
voltage in order to achieve the desired performance. The 
amount of power shared by the UPS depends on capability of 
DG system and different mode of the UPS operation [5]. In 
later part of this paper these different modes will be described. 
 
Fig. 2. Distributed generation scheme under test. 
 
The aim is to test this UPS in real time framework for dif-
ferent network conditions. The network is torn along the net-
work tearing line as shown in Fig. 2. The portion of network 
which is above the tearing line is simulated by a computer 
which is referred here as the supply side. A VSC based current 
amplifier is connected to the UPS at PCC' (see Fig. 3), which 
amplifies the current signal of RTS and mimics the supply 
side network for the UPS. It is to be noted the load is simu-
lated in the RTS and hence cannot consume any physical 
power supplied by the UPS (see in Fig. 3). Therefore, the am-
plifier is used such that the real power can flow from the UPS 
to the amplifier. The current amplifier is designed with power 
regeneration capability so that it can supply the power back to 
the UPS. The VSC based amplifier tracks this reference cur-
rent to mimic the supply side. Thus the current if* from the 
computer simulation is set as the reference for the amplifier. 
The DC buses of the amplifier and the UPS are connected 
such that the amplifier can send the power back towards the 
UPS. Therefore the DG only supplies the losses in the physical 
circuit. Also the PCC' voltage is measured with the help of 
voltage sensor and fed in to RTS through an ADC. 
 
 
Fig. 3. Network tearing Scheme. 
 
A. The UPS Model 
 
Fig. 4 shows the structure of the UPS. It contains three H-
Bridge VSCs. All three VSCs are connected to common DC 
storage source Vdc. Each VSC is connected to grid through 
single phase transformer and a capacitor. The three single 
phase transformers are used to provide isolation [11]. Leakage 
inductance of transformer Lf and the filter capacitor Cf consti-
tute the LC filter for each phase. All three transformers are 
connected in star and neutral point is connected to the neutral 
of the load or it may be grounded if neutral point of load is not 
available. As far as structure of single phase converter is con-
cern, it has four switches with anti-parallel freewheeling di-
ode.  
Fig. 4. UPS structure used in which three separate VSCs are supplied from a 
common dc storage capacitor. 
 
B. The Amplifier Model 
 
Fig. 5 shows the structure of the current amplifier. It con-
tains three H-Bridge VSCs. All three VSCs are connected to 
the same DC storage source Vdc where UPS is connected. Each 
VSC is connected to PCC through single phase transformer. 
Leakage inductance of transformer Lfl constitute the L filter 
for each phase. All three transformers are connected in star 
and neutral point is connected to the neutral of the load or it 
may be grounded if neutral point of load is not available. This 
current amplifier amplifies the current signals of RTS but does 
not supply any power to the system. However the power sup-
plied by the UPS must be consumed by a load. The current 
amplifier works as a load for the UPS and hence is termed as 
the universal load. However the power consumed by universal 
is fed back to the DC bus of the UPS. Since the DG supplies 
only the losses in the two VSCs, a small DG source can 
represent a much larger UPS.  
 
Fig. 5 The structure of universal load. 
 
IV. REFERENCE GENERATION 
 
Let us define the rms source and PCC voltages as 
δ−∠=°∠= ttss VVVV  and 0             (1) 
Then from Fig. 2, we get the following expression for the ac-
tive and reactive power entering the PCC from the source 
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where X = ωL. If |Vs| ≈ |Vt|, the first term inside the bracket on 
the right hand side of (2) is negative. However, its influence 
on the positive valued second term is negligible as R << X. It 
is clear from (2) that real power flow can be controlled using 
δ. Because if δ is increased or decreased, the amount of real 
power can be increased or decreased accordingly. Therefore 
the reference PCC voltages are given by 
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where Vtm is a pre-specified magnitude and δ is controlled 
according to the power control mode. The UPS can be tested 
in two modes of operations [5]. 
 
A. Mode-1 Control 
 
A fixed amount of active power is drawn from the source 
and the UPS supplies the balance amount of load requirement. 
As mentioned before, this can be achieved by controlling δ. 
This gives the following power control loop 
dt
deKdteKeK sdssissps ++= ∫δ             (5) 
where es = Psref − Ps, Psref is the reference power which is 
drawn from the source. 
 
B. Mode-2 Control 
 
In this mode, a fixed amount of power is drawn from the 
UPS and the source supplies the balance amount of load re-
quirement. Hence the δ control loop is given by 
dt
deKdteKeK uduuiuupu ++= ∫δ            (6) 
where eu = Puref − Pu , Puref being the reference power that is 
required from the UPS. This controller works in a similar fa-
shion as Mode-1 controller and adjusts the angle δ to regulate 
the power flow from the UPS. 
As mentioned earlier, the UPS must regulate the PCC vol-
tage even during a changed source voltage condition. Suppose 
a voltage sags occurs causing source voltage (|Vs|) to drop. As 
per requirement, the PCC voltage |Vt| is still held constant. 
Hence from (2), it is evident that δ must increase in order to 
maintain the power flow constant. On the contrary, the angle δ 
must reduce during swell in the source voltage. 
Also, it can be seen from (3) that reactive power (Qs) is 
function of δ. Furthermore, since |Vs| cos δ < |Vt|, Qs is nega-
tive. This means that the UPS supplies reactive power to the 
grid. As described above that at the time of sag in source vol-
tage, δ is increased to maintain Ps constant. This will cause the 
first term of (3) to become more negative. It means source will 
draw more reactive power from the UPS during this condition. 
 
V. CONTROL STRATEGY  
 
A. Control of UPS: Hybrid Discontinuous Control 
 
A hybrid discontinuous control is used to operate the 
UPS [5, 10]. This control is useful, when an LC filter is con-
nected to the output of a single phase converter and the instan-
taneous output voltage of filter capacitor (vcf) needs to be con-
trolled. Fig. 6 shows the circuit configuration of a single-phase 
H-bridge converter with the LC filter. In this control method, 
the converter switching decision is made based on both filter 
inductor current (if) and filter capacitor voltage. The control is 
switched from one stage that is based on inductor current to 
second stage which is based on capacitor voltage according to 
zones. 
1S 2S
3S 4S
cfv
Fig. 6. VSC scheme to control capacitor voltage. 
The zonal scheme is shown in Fig. 7 for a sinusoidal refer-
ence voltage with zones and hysteresis band. The controller is 
assumed to be in Zone-1 when the error is large and it is in 
Zone-2, when the error is small (within the hysteresis band). 
In Zone-1, the control decision is made based on filter induc-
tor current. When the error reduces as a result of the control 
action of Zone-1, the controller switches to Zone-2, where the 
decision will be made depending on filter capacitor voltage. 
However, in both the zones, all three states (+1, -1 and 0) of 
converter are used based upon the reference voltage. In + 1 
state, the converter output becomes + Vdc, which is achieved 
by turning on the switches S1 and S4 and turning off the 
switches S2 and S3 of Fig. 6.  Similarly in − 1 state, the conver-
ter output becomes    − Vdc that can be achieved by turning on 
the switches S2 and S3 and turning off the switches S1 and S4. 
Usually the 0-state is defined when output voltage of converter 
is 0 V which is achieved by closing the pair S1-S2 or S3- S4. 
 
Fig. 7. The two zones voltage control scheme. 
 
However in this paper, the 0-state is modified to be a diode 
state where all the four switches S1-S4 of the converter are 
turned off. During this time, the anti-parallel diodes conduct to 
bring filter inductor current (if) to zero. Once if becomes zero, 
the diodes stop conducting and the converter output voltage 
becomes equal to filter capacitor voltage (vcf). Because of the 
major involvement of the diodes, this state is termed as the 
diode state in this paper. This state introduces discontinuity in 
the converter output current (if). Since the converter current (if) 
becomes zero in the diode state, the next switching for either + 
1 or − 1 state occurs at zero current resulting in a loss free 
switching. 
 
 
B. Control of Current Amplifier (Universal load): 
 
Since PCC' voltage is controlled by the UPS. Hence VSC 
(amplifier) is responsible to control the current if. Reference 
for this current is taken from the computer simulation with the 
help of DAC. This current can be tracked with simple hystere-
sis current control (HCC). 
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where if* is reference current for amplifier  
Usually a Simple HCC results in high switching frequency 
component in the PCC voltage. To overcome this problem a 
capacitor is connected to bypass the switching frequency rip-
ple in the PCC voltage and it needs a special form of control 
because of instability. However in our design, the capacitor Cf 
helps to filter out switching frequency component of both 
VSC and UPS. Hence the amplifier does not need any special 
control, the simple HCC works satisfactorily. 
 
Example 1: Consider the system shown in Fig. 2. It is as-
sumed that the source voltage vs is balanced and has a magni-
tude of 11 kV (L-L, rms), which is equal to about 9 kV (L-N 
peak). The load is an unbalanced nonlinear load, whose unba-
lanced RL components are  
 
Zla = 48.2 + j94.2 Ω, Zlb = 12.2 + j31.4 Ω and 
Zlc = 24.2 + j60.47 Ω 
 
where the subscripts a, b and c denote the three phases. In ad-
dition, a three-phase rectifier is also connected to the PCC 
with DC side load of 100 + j31.4 Ω. The feeder impedance is 
R + jωL = 3.025 + j18.13 Ω. The UPS parameter are Vdg = 2.8 
kV (L-L rms), Rf = 1.5 Ω and Cf = 50 μF. The single-phase 
transformers are rated 1 MVA, 3 kV/11 kV with a leakage 
inductance of 2.5%. The UPS is connected to grid at time t = 0 
where it is required to maintain the PCC voltage at 11 kV (L-L 
rms). It is assumed that the source power remains constant 
(Mode-1 control) such that balance power comes from the 
UPS. The controller parameters chosen are Kps = −0.025, Kis = 
−10.0 and Kds = −10×10−6 in (5). 
To test this system network was torn according to Fig. 2. 
Three 1 MVA, 11kV/3kV with 10% leakage inductance, step 
down single phase transformers are used for the universal 
load.  The PCC’ voltage is maintained at 11 kV (L-L rms), δ is 
controlled according to equation (5) based on power require-
ment from source.  
The active power flowing through the circuit is shown in 
Fig 8(a). The error between power supplied by UPS in actual 
network and the torn network is shown in Fig 8(b). Due to a 
small error in current tracking of amplifier and some voltage 
tracking difference between actual and torn network, there is 
small error in real power between the actual network and the 
torn network.  It is clear from Fig. 8 (b) that average error in 
real power between the actual network and the torn network is 
less than 6%. For the power recovery, DC bus of the universal 
load is connected to the DC bus of the UPS and it boosts the 
DC bus voltage by small amount. Although the same control-
ler is used in both the network, yet because of the different DC 
bus voltages of the actual and the torn network, there is a 
tracking difference between the actual and the torn network. 
Fig 8(c) shows the tracking capability of current amplifier. 
Since the universal load feed the power back to the UPS there-
fore only the total losses in whole circuit is supplied by DG. 
Fig 8(d) shows the total power supplied by DG. It is clear 
from the Fig 8(d) that the net power supplied by the DG is 
very small which is equal to total losses in the whole physical 
system. 
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Fig. 8. Performance of UPS in torn network. 
 
To test the performance of the UPS (DG) and to investigate 
the behavior of the torn network at the time of load change, an 
extra unbalanced load is connected at t=0.15. It is clear from 
Fig 9(a) that extra amount of power is supplied by UPS and 
source power remains constant in torn network as desired. Fig 
9(b) shows the error between response of UPS in torn network 
and actual network. This is clear from the Fig 9(b) that error 
even during the transient condition, is less than 5%.  
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(b) 
Fig. 9 Performance of UPS during load change in torn network 
 
Example 2: Here we test the UPS performance at the time 
of asymmetrical sag in the utility voltage. With the system 
operating in steady state, an unsymmetrical voltage sag is cre-
ated at t= 0.2 s, where the source voltage of the phases a, b and 
c decrease to 7 kV, 6 kV and 8 kV (L-N, peak) respectively. 
The angles of all the phase voltages also make a jump of  
−10°. The UPS however regulates the PCC voltage at 9 kV (L-
N, peak). Fig. 10 (a) shows the three phase source voltage 
with the asymmetrical sag. It is clear from Fig 10 (b) that cur-
rent amplifier is able to mimic the rest of the power system 
network which was simulated inside the RTS. Fig 10 (c) 
shows the power supplied by the UPS in actual and torn net-
work. This figure explains that the performance of UPS is the 
same for both the torn and actual network. 
 
Example 3: In this example the performance of torn net-
work is examined in Mode-2 operation where the UPS is re-
sponsible to supply the constant power. Here at t=0.25s an 
extra load is connected, which is removed at t=0.45s.  It is 
clear from Fig. 11 that response of torn network follows the 
response of actual network in both transient and steady state.  
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(c) 
Fig. 10. Performance evolution during sag. 
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(b) 
Fig. 11. Performance evolution during Mode-2 operation. 
 
Example 4: Using this network tearing concept we can test 
the effect of utility feeder change on UPS in Mode-2 (as 
shown in Fig. 12) if a nonlinear load is connected in between 
the feeder at t=0.2s. As soon as the nonlinear load is con-
nected, the source current becomes distorted but UPS keeps 
PCC voltage undistorted which is clear from Fig 13(a). Fig 
13(b) shows the power supplied by UPS in torn network and 
in the actual network. Universal load is capable to track the 
current supplied by UPS in actual network as shown in Fig 
13(c).  
 
Fig. 12. Scheme for utility feeder change. 
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(c) 
Fig. 13. UPS performance during utility feeder change. 
 
Example 5: In this example, the performance of UPS is 
evaluated during change of modes. As explained before, in 
Mode-1, constant power is taken from utility and any variation 
in load power is supplied by UPS. In Mode II, the constant 
power is taken from the UPS and the variation in load power 
is supplied by utility. In this example the reference for con-
stant power is set at 2 MW. It is clear from Fig. 14 that at 
t=0.2s the Mode is changed from I to II and UPS starts supply-
ing 2MW power to load. This figure shows the power res-
ponses in both real and torn network. It is clear from this fig-
ure that response of source and UPS power is very much simi-
lar in real and torn networks. 
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Fig. 14 Performance of torn network during mode change 
 
Example 6: Here we examine the testing of UPS if there is 
a fault near to PCC. However if there is a fault near to PCC, 
UPS will not be able to maintain the sinusoidal voltage profile 
at PCC, because the source current and a major part of UPS 
current feed the fault current until the fault is removed. Once 
the faulty portion is isolated with the help of circuit breaker, 
UPS supplies the total load power and maintains sinusoidal 
voltage profile at PCC. But this network tearing scheme is still 
able to test the UPS system when there is fault at utility side. 
Fig. 15 (a) shows the PCC voltage of both torn and real (un-
torn) network. It is clear from Fig. 15(a) that voltage profile of  
both torn and un-torn network is same at the time of fault. Fig. 
15(b) shows the current supplied by the UPS in both networks. 
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Fig. 15 Fault evolution using torn network 
 
In this test it is recommended not to have power recovery. 
Because at the time of power recovery, DC bus voltage is dis-
turbed slightly. This disturbance in DC bus voltage reflects to 
the PCC voltage when there is a fault near to PCC. There for 
to match voltage profile during fault it is recommended to 
disconnected power recovery unit and feed universal load with 
separate load. However power losses in this case will not be 
severe because fault duration is always very small. Once fault 
is removed, power recovery unit is connected again. 
 
VI. CONCLUSIONS 
 
This paper provides a solution for testing of distributed gener-
ation system with the help of hardware in loop concept. This 
testing opens the way to design the structure and control of 
DG system so that it works effectively in the situations that 
will be encountered by DG while connected to main grid. The 
effect of the change in utility side can also be tested. 
A current amplifier in the form of universal load with power 
regeneration capability is designed that can mimic any kind of 
load for DG. Since the universal load has the power regenera-
tion capability therefore, there are small power losses during 
the testing. 
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